document: 48 Gbit/s InP DHBT MS-DFF with very low time jitter A master-slave D-type flip-flop -LRB- MS DFF -RRB- fabricated in a self-aligned InP DHBT technology is presented . The packaged circuit shows full-rate clock operation at 48 Gbit/s . Very low time jitter and good retiming capabilities are observed . Layout aspects , packaging and measurement issues are discussed in particular
doc_bio_tags: O O B O O O O B I I O O O O O O O O O O O O B I I O O O O B I O O O O O O O O O B I I O O B I O O O B I O O O O O O O O O